Katherine Yelick - PDFSEARCH.IO - Document Search Engine

Katherine Yelick
Results: 60

#	Item
41	A Proposal for a UPC Memory Consistency Model, v1.0 Lawrence Berkeley National Lab Tech Report LBNL[removed]Katherine Yelick Dan Bonachea University of California, Berkeley Charles Wallace Add to Reading List Source URL: upc.lbl.gov Language: English - Date: 2010-05-06 00:14:40 Transaction processing Software engineering Computer memory Compiler construction Memory model Programming language design Consistency model Linearizability Universal Product Code Computing Concurrency control Computer architecture
42	Accelerating Applications at Scale Using One-Sided Communication Hongzhang Shan, Brian Austin, Nicholas J. Wright, Erich Strohmaier, John Shalf and Katherine Yelick CRD and NERSC Lawrence Berkeley National Laboratory, Be Add to Reading List Source URL: upc.lbl.gov Language: English - Date: 2012-10-29 02:31:54 Message Passing Interface MPICH Multi-core processor OpenMP Computer cluster Unified Parallel C Remote direct memory access Blue Gene Universal Product Code Computing Parallel computing Computer programming
43	An Evaluation of Current High-Performance Networks Christian Bell† Dan Bonachea∗ Yannick Cote† Jason Duell† Paul Hargrove† Parry Husbands† Costin Iancu† Michael Welcome† Katherine Yelick∗† † Comput Add to Reading List Source URL: upc.lbl.gov Language: English - Date: 2010-05-06 00:14:41 Remote direct memory access Message Passing Interface Myrinet Quadrics InfiniBand Network performance Virtual Interface Architecture Throughput Actor model Computing Supercomputers Computer networks
44	Yili Zheng Lawrence Berkeley National Laboratory Berkeley UPC Team • Project Lead: Katherine Yelick • Team members: Filip Blagojevic, Dan Add to Reading List Source URL: upc.lbl.gov Language: English - Date: 2010-06-25 21:09:32 Computer programming Partitioned global address space Thread Memory barrier Multi-core processor Synchronization Barrier Lock Message passing Computing Concurrent computing Parallel computing
45	UPC++: A PGAS Extension for C++ Yili Zheng⇤ , Amir Kamil⇤ , Michael B. Driscoll⇤† , Hongzhang Shan⇤ , Katherine Yelick⇤† ⇤ Lawrence † Department Add to Reading List Source URL: upc.lbl.gov Language: English - Date: 2014-09-02 00:02:42 Parallel computing Unified Parallel C Partitioned global address space OpenMP X10 Universal Product Code International Article Number C Multi-core processor Computing Computer programming Software engineering
46	Hierarchical Computation in the SPMD Programming Model Amir Kamil Katherine Yelick Add to Reading List Source URL: upc.lbl.gov Language: English - Date: 2013-09-13 22:27:52 Computer programming Thread SPMD Task parallelism Data parallelism Deadlock Barrier Lock PM2 Concurrent computing Parallel computing Computing
47	Optimizing Bandwidth Limited Problems Using One-Sided Communication and Overlap Christian Bell1,2 , Dan Bonachea1 , Rajesh Nishtala1 , Katherine Yelick1,2 {csbell,bonachea,rajeshn,yelick}@cs.berkeley.edu Computer Science Add to Reading List Source URL: upc.lbl.gov Language: English - Date: 2010-05-06 00:14:41 Supercomputers Computer buses Local area networks Message Passing Interface QsNet Remote direct memory access InfiniBand Quadrics Myrinet Computing Parallel computing Computer networks
48	A Proposal for a UPC Memory Consistency Model, v1.1 Lawrence Berkeley National Lab Tech Report LBNL-DRAFT ∗ Katherine Yelick Add to Reading List Source URL: upc.lbl.gov Language: English - Date: 2010-05-06 00:14:43 Transaction processing Computer memory Compiler construction Programming language design Memory model Consistency model Parallel computing Linearizability Thread Computing Concurrency control Software engineering
49	Hybrid PGAS Runtime Support for Multicore Nodes Filip Blagojevi´c, Paul Hargrove, Costin Iancu, Katherine Yelick Lawrence Berkeley National Laboratory {fblagojevic, phhargrove, cciancu, kayelick}@lbl.gov Abstract Add to Reading List Source URL: upc.lbl.gov Language: English - Date: 2010-10-30 16:31:42 Computer programming Thread Unified Parallel C POSIX Threads Barrier InfiniBand Remote direct memory access Blue Gene Computer cluster Computing Concurrent computing Parallel computing
50	Katherine A. Yelick Associate Laboratory Director for Computing Sciences, Lawrence Berkeley National Laboratory Professor of Electrical Engineering and Computer Sciences, U.C. Berkeley Lawrence Berkeley National Laborato Add to Reading List Source URL: www.cs.berkeley.edu Language: English - Date: 2014-02-09 10:32:45 National Energy Research Scientific Computing Center International Parallel and Distributed Processing Symposium Support Parallel computing Actor model The Berkeley IRAM Project Computing James Demmel Year of birth missing